Also published.

🔯 US464116

Original document

HETERO JUNCTION APPARATUS

Patent number:

JP61184887

Publication date:

1986-08-18

Inventor:

BUMAN KIMU; FUA KIYUU TSUERUNGU

Applicant:

TEXAS INSTRUMENTS INC

Classification:

- international:

H01L29/80

- european:


Application number: JP19850214363 19850927 Priority number(s): US19840656110 19840928

View INPADOC patent family

Report a data eri

Abstract not available for JP61184887 Abstract of corresponding document: US4641161

A metal-insulator-semiconductor field effect transistor using an undoped AlGaAs layer as an insulator over an n-type GaAs channel. The high breakdown field of the wide-bandgap AlGaAs results in a very high gate breakdown voltage and a low prebreakdown gate leakage current. The presence of the gate insulator also reduces the gate capacitance, Cgs. Moreover, the electron density in the channel is not all concentrated next to the heterojunction, which means that the series resistance of the channel is low, and also means that channel mobility will not be degraded by a less-than-perfect interface at the heterojunction.



Data supplied from the esp@cenet database - Worldwide

Description of corresponding document: US4641161

BACKGROUND AND SUMMARY OF THE INVENTION

The present invention relates to microwave semiconductor devices, i.e. to semiconductor active devices capable of switc frequencies above one GHz.

The present invention more particularly relates to monlithic microwave integrated circuits (MMICs), i.e. to integrated circuits (molithic microwave integrated circuit

The present invention also particularly relates to power microwave devices, i.e. to microwave transistors capable of provoutput power greater than 100 microwatts per micron of gate width. The present invention also particularly relates to high high-frequency microwave devices, i.e. to microwave transistors capable of providing an output power greater than 100 microwatts per micron of gate width at frequencies above 10 GHz.

The presently most popular microwave transistor technology is MESFET technology. The common features of this techn are that a Schottky-barrier metal is used as the gate in a JFET-like structure. The channel will typically be a lightly dope semiconductor layer which overlies a semiinsulating substrate. Leakage along the surface from gate to drain is a commo problem, and, since reduction of series resistance in the channel is also highly desirable, the gate is commonly recessed. the gate Schottky-barrier metallization is not deposited directly on the surface of the semiconductor, but a recess is etche the gate is deposited. Preferably the recess is not much wider than the gate, and is etched to (e.g.) one third the depth of the semiconductor.

semiconducting layer. This means that the electron population in the channel is slightly removed from the adverse effect surface states normally found at the semiconductor surface, and also means that the surface leakage path from gate to dra longer. However, although this recess etch step is necessary on most MESFET processes. It degrades manufacturability. recess etch depth is even slightly nonuniform across a wafer, the pinch-off voltages of the MESFETs on the wafer will v This can be disastrous.

Moreover, this technology suffers from several other very important limitations. The output power capability of a MESF limited by the gate-drain breakdown voltage and the conduction current through the channel. To improve the breakdown voltage, either a low carrier concentration buffer layer between the gate metal and the channel, or a graded channel approbe used. See A. Nagashima, S. Umebachi, and G. Kano, IEEE Trans. Electron Devices, vol. ED-25, p537, May 1978, wl hereby incorporated by reference. However, since the breakdown voltage is inversely proportional to the product of the level and the active layer thickness, i.e., the channel current, see W. R. Frensley, IEEE Trans. Electron Devices, vol. ED p962, August 1981, and S. H. Wemple, W. C. Niehaus, H. M., Cox, J., V., Dilorenzo, and W. O. Schlosser, IEEE Trans. Electron Devices, vol. ED-27, p1013, June 1980, which is hereby incorporated by reference, the improvement in output limited. By employing either an insulating or a semi-insulating buffer layer, the breakdown voltage can be greatly increa to the much higher breakdown field of the layer, while the current level is maintained. This should result in a device with improved output power. Unfortunately, it has been proved difficult to fabricate metal-insulator-semiconductor or insulator-FET from III-V compound semiconductors. This is largely due to the large lattice mismatch at the insulator interface and difficulty in growing a good oxide layer. Even though some attempts have been made in fabricating IGFETs with oxides Miura and M. Fukuta, IEEE Electron Devices, vol. ED-27, p1147, June 1980, which is hereby incorporated by reference suitability for microwave power generation has not been demonstrated. Other workers have attempted the use of Ar ionimplantation for the formation of a semi-insulating gate FET (SIGFET), see B. R. Pruniaux, J. C. North, and A. V. Payer Trans. Electron Devices, vol. ED-19, p672, 1972, which is hereby incorporated by reference, and the use of proton bombardment in the source-drain region for the creation of a MIS structure. See H. M. Macksey, D. W. Shaw, and W. R Wisseman, Electronics Letters vol. 12, p192, 1976, which is hereby incorporated by reference. While the SIGFET appro resulated in a higher saturated output power, due to the observed higher breakdown voltage, the approach has not been reproducible. It also has inherent higher gate parasitic resistance, which limits its use for high frequency application.

Recently, MIS-type GaAs FETs with AlGaAs as the gate insulator have been reported. See T. J. Drummond et. al., Elect Letters, vol. 19, p 286, 1983, and Y. Katayama, et. al., Japan. J. of Appl. Phys. vol. 23, p. 150, 1984, which is hereby incorporated by reference. These devices are referred to (among other names) as HEMTs. The reported device structure GaAs channel layer which is either undoped or very lightly doped, under a doped AlGaAs layer. This provides very high channel mobilities, but results in very low current levels and high parasitic resistances. These devices were primarily into for high-speed digital IC applications, and appear to be inherently unsuitable for any application requiring significant podensity.

HEMT devices are extremely sensitive to the quality of the interface between the GaAs and AlGaAs layers. In a HEMT structure, the active carrier population is very narrowly confined to a shallow layer underneath this heterojunction. This that any degradation in the quality of this interface will drastically degrade the device characteristics. This means that HI are difficult to fabricated, and difficult to fabricated reproducibly.

The present invention teaches a heterojunction transistor having an intrinsic (or nearly so) AlGaAs barrier layer over a moderately or heavily doped GaAs channel layer. In the example of this new GaAs power MISFET structure shown in F highly doped active GaAs layer was used under an undoped Al(0.5)Ga(0.5)As layer to produce enough conduction curre through the channel.

This structure has numerous major advantages over the prior art. First, output power is in general proportional to the ope voltage, which is typically limited by gate breakdown voltage. The present invention improves the gate-drain breakdown yields higher operating voltage, and therefore higher power from the same size device. A second advantage is that, for do operating at the same power, it is preferable to operate in a high voltage regime rather than a high current regime, becaus simplifies power supply layout. The device of the present invention could be operated at, for example, 15 volts (with the impedance- transformed if necessary) as opposed to a prior art MESFET power device which would have to be twice as and operated at only eight volts.

A third advantage is that cutoff frquency (or extrapolated cutoff frequency FT) is in general proportional to transconduct sub-m over gate source capacitance C-sub-gs; the present invention keept transconductance reasonably good while impresent to source capacitance significantly (due to the undoped layer of AlGaAs below the gate), and therefore raises the frequency.

As far as the band diagram difference between the HEMT and the device of the present invention, the inventive device h band structure as shown in FIG. 2A, where the left side of the band diagram shows the undoped AlGaAs, and in the mid the transition from there to the N+ GaAs, the accumulation region is fairly shallow, so the total amount of charge collect the small well below the AlGaAs level is going to be relatively small as compared to FIG. 2B, which shows the band str for the HEMT case. In this case the AlGaAs showsn on the left side is N+, and therefore the potential well at the AlGaA GaAs boundary is deep and will collect a great many electrons, and therefore the electron distribution in the HEMT is go be much more two dimensional than in the device of the present invention. A consequence of the more vertically uniform

electron distribution in the device of the present invention is that the quality of the GaAs to AlGaAs interface is less critically it is nice if you can fabricate the structure with the extremely high quality GaAs to AlGaAs interface which is for HEMT device, but for the device of the present invention this is not necessary. That means, for example, that metalloc CVD can be used to fabricate device of the present invention with (optionally) less stringent requirements on interface quality or other CVD fabrication may be possible. Interface quality is still important in the device of the present invention, but it as important as with a HEMT. In the device of the present invention defects at the interface are likely to induce trapped which may screen or partially screen the gate signal from the channel, but in the HEMT gate defects are critically import because they may cause scattering effects which directly and immediately degrade the channel mobility. This effect is not dangerous in the device of the present invention.

A further advantage of the present invention is that the use of dopants in the AlGaAs, as in the HEMT prior art, well also provide some traps, presumably due to deep levels.

A further modified embodiment of the invention, shown in FIG. 4, is achieved by inserting an additional very thin undor gallium arsenide layer between the undoped AlGaAs layer and the n type gallium arsenide layer. This additional layer m for example, 300 angstroms thick, or within the range of 100 to 500 angstroms thick, or, less preferably, thicker or thinn this case, a potential will for electrons will exist at the junction between the AlGaAs and the undoped gallium arsenide la Other workers have explored using this potential well alone to provide an operating mode analogous to the operation of HEMT. However, in this embodiment of the invention, not only does this potential well provide an additional channel, b type gallium arsenide also provides a channel. Thus, the total channel current is increased, since two separate regions of conduction are both controlled by the gate. The difference in operating characteristics between this embodiment and the embodiment is in the forward bias operating characteristics. That is, under reverse bias the small potential well between undoped AlGaAs and the undoped gallium arsenide will be depleted, and the pinch off characteristics of the N type galli arsenide channel region will predominate. However, when the gate is forward biased (e.g., at voltages between 0 and arc volts, where the Schottky barrier starts to conduct under forward bias) the small well between the two undoped layers wi accumulation, and substantial additional current will be obtained at such biases. Thus, the IV curves of FIG. 3 show that characteristics of the FIG. 2C structure are similar to those of the FIG. 2A structure close to pinch off, but under forward substantial additional current will flow at the same voltage levels. This alternative embodiment is particularly applicable integrated circuits combining both enhancement mode and depletion mode transistors.

Two additional important advantages of the present invention are as follows: First, in conventional MESFET art, it is no necessary to put the gate in a recess, to minimize surface state effects. However, in the present invention, the undoped A layer itself serves to minimize surface leakage as discussed above, so that this recess etch step is not necessary. However most preferred embodiment of the present invention, an N+ GaAs layer is used to assist source and drain contact formati However, this N+ layer is not necessary. For example, after the patterned N+ source/drain implant was applied, the source drain metallizations could be deposited directly on the doped portions of the AlGaAs layer, or, alternatively, the AlGaAs can be etched away selectively at the contact locations.

A processing advantage of the thin N+ gallium arsenide layer which is most preferably used on top of the AlGaAs layer is easy to use an etch which will etch gallium arsenide and stop on AlGaAs. For example, wet etches containing oxidizing agents will accomplish this, as will plasma etches which preferably include some fraction of an oxidizing GaAs. Thus, the layer can easily be patterned, and the timing of the etching step which patterns it is not critical.

A key problem with the prior art on recess etching and conventional gallium arsenide MESFET structures is that the dev characteristics are extremely sensitive to the depth of the recess etch, and therefore the recess etch is a critical parameter However, it is very difficult to control this etch step so that it is absolutely uniform across the slice. This difficulty is cor avoided by the present invention.

According to the present invention there is provided:

A heterojunction device comprising:

A channel layer comprising a first semiconductor material and comprising a dopant concentration of at least ten to the 1¢ cubic centimeter;

A barrier layer overlying said channel layer and comprising a second semiconductor material lattice-matched to said firs material and having a bandgap wider than the bandgap of said first semiconductor material and comprising a net dopant concentration less than ten to the 16th per cubic centimeter;

First and second source/drain regions electrically connected to said channel layer, and a gate electrode capacitatively con a portion of said channel layer between said source/drain connections.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be described with reference to the accompanying drawings, wherein:

FIG. 1 shows a first sample embodiment of the invention;

FIG. 2 shows approximate band diagrams, along a vertical line through the gate and channel, for the device of FIG. 1, fo

JP61184887 4/7 ページ

conventional HEMT device, and for the alternative inventive embodiment of FIG. 4;

FIG. 3 shows approximate I-V curves for the devices of FIG. 1 and of FIG. 4;

FIG. 4 shows a further modified embodiment of the invention, achieved by inserting an additional very thin undoped gal arsenide layer between the undoped AlGaAs layer and the n type gallium arsenide layer.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the example of this new GaAs power MISFET structure shown in FIG. 1, a highly doped active GaAs layer 14 was us under the undoped AlxGal-xAs layer 16 to produce enough conduction current through the channel. The GaAs active lay was 0.1 micron thick with a doping of 3.5.times. 10@17 cm@-3. The AlAs mole fraction x was selected as 0.5, which re a band gap of 2 eV in the AlGaAs barrier layer 16 and a low electron mobility (200 cm2/V-sec) for the n-type GaAs cha layer 14. The AlGaAs layer 16 is 0.06 micron, and is lattice matched to the doped GaAs 14 with a good interface. See H Casey, Jr., et. al., J. Appl. Phys. vol. 50, p3484, May 1979, which is hereby incorporated by reference.

The device described above has been fabricated and evaluated. The different layers 14, 16, and 18 were grown sequentia the molecular beam epitaxy technique on a semi-insulating substrate 10 overlaid by a buffer layer 12. (The buffer layer 1 provided for physical rather than electronic reasons, i.e. merely because it assists in achieving good epitaxial (MBE) gro the following layers.) The n+ GaAs layer 18 is provided primarily to assist contact formation, i.e. to ensure low resistanc between source/drain metallization 20 and channel layer 14. This thin highly doped layer can also be used for other circu functions, e.g. it can be used as a resistor or as a capacitor plate, or it can function as a field plate or can be used to provi interconnects. Preferably a masked implant (e.g. silicon), indicated by diffusion boundaries 24, is used to define source/c regions and further reduce series resistance.

A sample device constructed in this technology is an inter-digitated FET having 0.6 micron electron-beam defined gates micron source-drain spacing. The n+ layer 18 was selectively wet etched for the 2 micron opening. A via hole was used source pad 20. This device does not require any active layer recess as in the case of conventional MESFETs. The current solely controlled by the MBE growth (i.e. by the thickness and doping of layers 14 and 16). Therefore, the current level devices can be very uniform. For easy of fabricating the first MISFET device, no n+ ion-implantation 24 through the Alt layer 16 was used for the source and drain ohmic contacts, but the contacts are alloyed directly through the AlGaAs laye This results in relatively high series resistances and saturation voltage.

The transconductance of a 150 micron gate width MISFET is about 87 mmhos/mm, which agrees with the estimated value the MISFET with a good interface. The I-V curve shows a very linear transfer characteristic, i.e. equal spacings of the draw currents as the gate voltage is stepped in equal increments. Even though the transconductance is lower than that of the conventional MESFET, the reduced gate to source capacitance, Cgs, makes the ratio, gm/Cgs, higher, which will improve high frequency performance. The breakdown voltage is very high (19 to 20 volts), with extremely low prebreakdown gate leakage current. The improvement is breakdown voltage using AlGaAs layer 16 increases the maximum output power powidth.

The microwave characteristics of such a device with a total gatewidth of 750 micron (8 gate fingers) have been evaluated though the device was not fully optimized, excellent microwave performance results at X and lower Ku bands were obtained signal gain of 11 dB has been obtained at 13 GHz. At 10 Ghz, an output power of 630 mW was achieved with 7 dl and 37% power-added efficiency. A maximum efficiency of 43% was obtained at 400 mW output (6 dB gain) at 10 Ghz operated at 8 GHz with the operating conditions optimized for maximum efficiency, a power-added efficiency of 46% w obtrained at 300 mW output and 7 dB gain.

The present invention has demonstrated for the first time the excellent microwave performance of the GaAs MIS-type pto FET using the AlGaAs layer as an insulator. Due to the higher breakdown field of the added AlGaAs layer, a higher carriconcention can be used for the active channel, which will result in an improved power. Since this structure does not requactive layer recess, it will also result in more uniform and reproducible devices. We believe that, with further material an channel structure optimizations, this GaAs power MISFET will provide an excellent alternative to the conventional MES and may even surpass the microwave performance of the MESFET in terms of output power, efficiency, and frequency.

In the presently preferred embodiment, the gate metal 22 can be a metal such as aluminum or titanium-tungsten or Ti/Pt/source/drain metallizations 20 can be, for example, gold-germanium/nickel. The buffer layer 12 is preferably undoped garsenide, i.e., gallium arsenide having a net dopant concentration below 10 to the 14 and maybe a micron or two thick. (buffer layer is provided for physical reasons, as is well known in the art, to achieve good epitaxial layer quality, and is no strictly necessary for electronic functionality.) The substrate 10 is preferably semi-insulating, e.g. chrome doped or intringallium arsenide.

The present invention can be integrated into gallium arsenide integrated circuits in much the same fashion as convention MESFET structures are. However, the present invention provides advantages in some areas. For example, if implant-dan isolation is used, the top N+ gallium arsenide layer 18 would be etched away, and the undoped AlGaAs layer 16 which v

JP61184887 5/7 ページ

then be at the surface of the regions adjoining and in the implant damaged isolation would thereby reduce surface leakag which is the major leakage mode in implant/damaged isolation. In addition, the top N+ gallium arsenide layer 18 can be resistor fabrication if desired, as can the thick N type gallium arsenide channel region 14.

A further modified embodiment of the invention, shown in FIG. 4, is achieved by inserting an additional very thin undor gallium arsenide layer 26 between the undoped AlGaAs layer 16 and the n type gallium arsenide layer 14. This addition: 26 might be, for example, 300 angstroms thick, or within the range of 100 to 500 angstroms thick, or, less preferably, thi thinner. In this case, a potential well for electrons will exist at the junction between the AlGaAs 16 and the undoped gall arsenide layer 26. Other workers have explored using this potential well alone to provide an operating mode analogous to operating of the HEMT. However, in this embodiment of the invention, not only does this potential well provide an addi channel, but the N type gallium arsenide 14 also provides a channel. Thus, the total channel current is increased, since ty separate regions of conduction are both controlled by the gate. The difference in operating characteristics between this embodiment and the first embodiment is in the forward bias operating characteristics. That is, under reverse bias the sme potential well between the undoped AlGaAs and the undoped gallium arsenide will be depleted, and the pinch off charac of the N type gallium arsenide channel region will predominate. However, when the gate is forward biased (e.g., at volta between 0 and around 0.6 volts, where the Schottky barrier starts to conduct under forward bias) the small well between undoped layers will be in accumulation, and substantial additional current will be obtained at such biases. Thus, the IV c FIG. 3 show that the IV characteristics of the FIG. 2C structure are similar to those of the FIG. 2A structure close to pinc but under forward bias substantial additional current will flow at the same voltage levels. This alternative embodiment is particularly applicable to integrated circuits combining both enhancement mode and depletion mode transistors.

The barrier layer 16 is about 600 Angstroms thick in the presently preferred embodiment, and generally is preferably bet 200 and 2000 Angstroms thick, but may optionally be as thin as 100 Angstroms (or even less) or as thick as 3000 Angstroms thick product of thickness and doping for channel layer 14 is preferably comparable to that found in the MESFET prior at the present invention permits use of quite a high channel doping. Alternatively, the present invention also permits use of doping thickness products than those found in the MESFET prior art, since the resultling higher pinchoff voltage charact are accommodated by the higher gate breakdown voltages. Channel layer 14 is preferably between 1000 and 2000 Angst thick for X-band operation, but may be thinner for higher frequencies: it may be as thin as 300 Angstroms (or even less), alternatively as thick as one-half micron. The most preferred doping level for layer 14 is between one and ten times ten t per cc, but lower doping levels may be used. The channel doping level must be at least 1E16, and should preferably be n higher than this, to minimize series resistance.

The principal preferred embodiment uses Al(0.5)Ga(0.5)As for the barrier layer, but of course other AlGaAs alloys, haviother bandgaps, could be used instead. It is not even necessary to rely on the GaAs /AlGaAs system: other lattice-matche heterojunction systems could be used instead. It is preferred that the difference in bandgap between the channel layer 14 barrier layer 16 be at least 0.3 eV, but this could optionally be as little as 0.1 eV. As the bandgap difference between the materials is made smaller, the device of the present invention tends to behave more like prior art MESFET devices.

The key advantages of the present invention as compared to the HEMT device are: The present invention provides more (and also more current, and also more voltage) than a HEMT device for the same size device. Therefore, the device of the present invention does have the capability to generate much more power than the HEMT device.

An additional advantage over the HEMT art is simpler fabrication. Since the GaAs to AlGaAs interface is less critical in present invention, more processing latitude is obviously available.

As opposed to conventional MESFET devices, the key advantages of the present invention are: improved uniformity acr slice, since depth of recess etch is no longer a relevant parameter; second, the device of the present invention can operate much higher voltages than conventional MESFETs, for given doping and thickness parameters, and therefore can achiev greater power for unit gate width for equivalent parameters.

In addition, the modified embodiment of the present invention, which has an undoped gallium arsenide layer interposed the undoped AlGaAs layer and the N type gallium arsenide layer, has the additional advantage over conventional MESF of increased current capability, due to conduction in the potential well between the two undoped layers.

Thus, the present invention teaches a metal-insulator-semiconductor field effect transistor using an undoped AlGaAs lay insulator over an n-type GaAs channel. Due to the higher breakdown field of the wide-bandgap AlGaAs, the gate breakd voltage has been greatly improved as compared with a conventional GaAs MESFET. The prebreakdown gate leakage cu this new device structure is also much lower than that of the MESFET. The presence of the gate insulator also reduces the capacitance, Cgs. Moreover, the electron density in the channel is not all concentrated next to the heterojunction, which is that the series resistance of the channel is low, and also means that channel mobility will not be degraded by a less-than-interface at the heterojunction. All these factors result in a GaAs power FET structure with potentials for high power, eff and frequency of operation. An unoptimized 750 micron gate width device achieved an output power of 630 mw with 7 and 37% power-added efficiency at 10 GHz. At reduced output power levels, power-added efficiency as high as 46% we obtained at X band.

The present invention has been described with primary reference to a heterojunction system wherein AlGaAs and GaAs

as a lattice-matched pair of semiconductors having different band gaps. However, the present invention can also be embeusing any other lattice-matched heterojunction semiconductor system, such as InP/GaInAsP, CdTe/HgCdTe, or many otl well known. See Pankove, Optical processes in semiconductors, which is hereby incorporated by reference.

As will be apparent to those skilled in the art, the present invention provides fundamental novelty in the art of microwav devices, and its scope is accordingly not limited except as specified in the accompanying claims.

Data supplied from the esp@cenet database - Worldwide

Claims of corresponding document: US4641161

What is claimed is:

- 1. A heterojunction device comprising: a channel layer comprising a first semiconductor material and comprising a dopa concentration of at least ten to the 16th per cubic centimeter; a barrier layer overlying said channel layer and comprising second semiconductor material lattice-matched to said first material and having a bandgap wider than the bandgap of sai semiconductor material and comprising a net dopant concentration less than ten to the 16th per cubic centimeter and of t inhibiting carrier tunneling; and first and second source/drain contacts electrically connected to said channel layer, and a electrode capacitatively coupled to a portion of said channel layer between said source/drain connections.
- 2. The device of claim 1, wherein: said barrier layer is roughly 600 angstroms thick; said second semiconductor material bandgap which is at least 0.3 eV wideer than the bandgap of said first semiconductor material; and said gate electrode cc a strip of metal forming a Schottky barrier contact to said barrier layer.
- 3. A heterojunction device comprising: a channel layer comprising a first semiconductor material and comprising a dopa concentration of at least ten to the 16th per cubic centimeter; a barrier layer overlying said channel layer and comprising second semiconductor material attice-matched to said first material and having a bandgap wider than the bandgap of saic semiconductor material and comprising a net dopant concentration less than ten to the 16th per cubic centimeter; first an second source/drain contacts electrically connected to said channel layer, and a gate electrode abutting said barrier layer capacitatively coupled to a portion of said channel layer between said source/drain connections.
- 4. The device of claim 3, wherein said second semiconductor material has a bandgap which is at least 0.3 eV wider than bandgap of said first semiconductor material.
- 5. The device of claim 3, wherein said channel layer has a net dopant concentration greater than ten to the 17 per cc.
- 6. The device of claim 3, wherein said barrier layer is locally degenerately doped above portions of said source/drain reg make said connection between said source/drain contacts and said channel layer.
- 7. The device of claim 3 wherein said barrier layer is less than 2000 Angstroms thick.
- 8. The device of claim 3, wherein said gate electrode comprises a strip of metal forming a Schottky barrier contact to sai layer.
- 9. The device of claim 3, further comprising an additional layer of said first material interposed between said channel lay said barrier layer.
- 10. A heterojunction device comprising: a channel layer comprising a first semiconductor material and comprising a dop concentration of at least ten to the 16th per cubic centimeter; an intermediate layer overlying said channel layer and also comprising said first material and comprising a net dopant concentration less than one third of the net dopant concentration said channel layer; a barrier layer overlying said intermediate layer and comprising a second semiconductor material latt matched to said first material and having a bandgap wider than the bandgap of said first semiconductor material and com a net dopant concentration less than ten to the 16th per cubic centimeter; first and second source/drain contacts electrical connected to said channel layer, and a gate electrode capacitatively coupled to a portion of said channel layer between sa source/drain connections.
- 11. The device of claim 10, wherein said second semiconductor material has a bandgap which is at least 0.3 eV wider the bandgap of said first semiconductor material.
- 12. The device of claim 10, wherein said channel layer has a net dopant concentration greater than ten to the 17 per cc.
- 13. The device of claim 10, wherein said barrier layer is locally degenerately doped above portions of said source/drain to make said connection between said source/drain contacts and said channel layer.

- 14. The device of claim 10 wherein said barrier layer is less than 2000 Angstroms thick.
- 15. The device of claim 10, wherein said intermediate layer is less than 500 Angstroms thick.
- 16. The device of claim 10, wherein said gate electrode comprises a strip of metal forming a Schottky barrier contact to : barrier layer.

Data supplied from the esp@cenet database - Worldwide

